This job ad has been posted over {0} days ago...
0

applicants

Full-time Design Verification System Verilog

at KBS Consultants (Anywhere)

Design Verification System Verilog

Should have worked on SOC level verification on at least one project with constrained random methodology (eRM / VMM / OVM).
Proficiency in one or more HVL's System Verilog, C++, Vera, e, System C, Test Builder is a must.
Strong domain knowledge on one or more of PCIe, USB, Ethernet, ARM, AHB / AXI, AMBA, PHY Layer is a must
Must be expert in building a verification environment with any of the above methodology, writing and debugging test cases.
Should be able to enhance the Verification Coverage, Code coverage & Functional Coverage.
Working knowledge of any one scripting language like Perl, Python, Unix Make, Unix Shell Scripts etc. is a must

SoC Verification Vera System Verilog
SoC Verification - Vera/ System Verilog
Experience : 5+years
Qualification : Any Engineering Graduate
Skill Set : SoC Verification, Vera, System Verilog

Email your resume to kbschennai@kbsconsultants.com




Recent jobs at KBS Consultants
Full-time Business Development Manager - IMS at KBS Consultants in Chennai, Mumbai, Pune 27-06-2015
Full-time SAP Solution Architect / Principal Consultant at KBS Consultants, Anywhere 27-06-2015
Full-time SAP IS Consultant at KBS Consultants in Chennai, Mumbai, Pune 27-06-2015
Full-time SAP Functional Consultant at KBS Consultants in Chennai,Pune,Mumbai 27-06-2015
Full-time Implementation Engineer for Server Management Tool at KBS Consultants in Mumbai, Chennai 27-06-2015

« Go back to category
Is this job ad fake? Report it!   
Recommend to a friend
Published at 27-03-2014
Viewed: 320 times